Heranmoy Maity*, Barnali Sen , Ishika Verma , Arindam Biswas , Anita Pal and Anup Bhattacharjee Pages 1 - 4 ( 4 )
Aim: This paper proposed the design and development of 4-Bit Gray Code Counter Circuit Using Reversible Logic Gate.
Method :The 4-Bit Gray Code Counter Circuit can be design using SAM gate, Feynman gate (FG), double Feynman gate (DFG) and NOT gate. The proposed circuit is the combined application of 4-bit binary asynchronous counter and 4-bit binary to gray code converter circuit.
Results: The proposed gray code counter is designed using four no. of SAM gate, three no. of DFG, one FG and seven reversible NOT gate. The QC, GO and CI of proposed circuit are correspondingly 30, 4 and 7.
Quantum computing, gray code, reversible logic gate, quantum cost, garbage output, constant input
ECE Department, NSHM Knowledge Campus Durgapur, VILL+PO-JOYPUR FAKIRDAS, PS-Joypur , ECE Department, NSHM Knowledge Campus Durgapur , School of Mines & Metallurgy, Kazi Nazrul University , Mathematics Department, National Institute of Technology , ECE Department, National Institute of Technology